W631GG6KB
10.3 DC & AC Operating Conditions
10.3.1 Recommended DC Operating Conditions
SYM.
V DD
V DDQ
R ZQ
PARAMETER
Supply Voltage
Supply Voltage for Output
External Calibration Resistor connected
from ZQ ball to ground
MIN.
1.425
1.425
237.6
TYP.
1.5
1.5
240.0
MAX.
1.575
1.575
242.4
UNIT
V
V
Ω
NOTES
1, 2
1, 2
3
Notes:
1. Under all conditions V DDQ must be less than or equal to V DD .
2. V DDQ tracks with V DD . AC parameters are measured with V DD and V DDQ tied together.
3. The external calibration resistor RZQ can be time-shared among DRAMs in special applications.
10.4 Input and Output Leakage Currents
SYMBOL
I IL
I OL
PARAMETER
Input Leakage Current
(0V ≤ V IN ≤ V DD )
Output Leakage Current
(Output disabled, 0V ≤ V OUT ≤ V DDQ )
MIN.
-2
-5
MAX.
2
5
UNIT
μA
μA
NOTES
1
2
Notes:
1. All other balls not under test = 0 V.
2. All DQ, DQS and DQS# are in high-impedance mode.
10.5 Interface Test Conditions
Figure 88 represents the effective reference load of 25 ohms used in defining the relevant AC timing
parameters of the device as well as output slew rate measurements.
It is not intended as a precise representation of any particular system environment or a depiction of
the actual load presented by a production tester. System designers should use IBIS or other
simulation tools to correlate the timing reference load to a system environment. Manufacturers
correlate to their production test conditions, generally one or more coaxial transmission lines
terminated at the tester electronics.
VDDQ
CK, CK#
DUT
DQ
DQS
DQS#
25 Ω
VTT = VDDQ/2
Timing reference point
Figure 88 – Reference Load for AC Timings and Output Slew Rates
The Timing Reference Points are the idealized input and output nodes / terminals on the outside of the
packaged SDRAM device as they would appear in a schematic or an IBIS model.
The output timing reference voltage level for single ended signals is the cross point with V TT .
The output timing reference voltage level for differential signals is the cross point of the true (e.g.
DQSL, DQSU) and the complement (e.g. DQSL#, DQSU#) signal.
Publication Release Date: Dec. 09, 2013
Revision A05
- 99 -
相关PDF资料
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5 IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I IC DDR2 SDRAM 1GBIT 84WBGA
相关代理商/技术参数
W631GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA
W632GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 78WBGA
W634 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W638 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount